been adapted from typical multilevel applications such as electric drives [4] . These techniques include selective harmonic elimination (SHE) which uses precomputed firing angles to modulate the H-bridges [5] , [6] , and phase-shifted carrier (PSC) PWM that uses comparisons with multiple triangular carrier waves to derive the appropriate switching signals [7] , [8] . The complexity involved in solving the transcendental equations in SHE-PWM for a wide range of input conditions has limited the use of the technique. While the main drawback of PSC-PWM is the control interactions that occur between the multiple required voltage balancing loops [9] , [10] .
The control and modulation techniques described in this paper utilize instantaneous power theory [11] , [12] coupled with dead-beat current control, heuristic models of voltage balancing and switching loss, and traditional PWM. One of the main advantages of utilizing this technique is the ability to balance the H-bridge capacitor voltages by choosing which capacitors are used to create the output voltage. This inherently allows the leg cluster voltage (defined as the sum of the capacitor voltages within a particular phase-leg) to be shared evenly across the individual H-bridge capacitors. The cluster voltage is regulated at a set-point value through a separate control loop [13] . This technique avoids the control loop interaction problems present in PSC-PWM strategies.
This paper extends previous work by further developing a model predictive control (MPC) scheme [14] to optimize the tradeoff between harmonic performance and switching losses. A new model of the capacitor voltage balancing is described. The model penalizes not only the position of the proposed capacitor voltage, when compared to an ideal switching combination, but also the difference between each capacitor voltage and its target value. This technique both limits voltage excursions outside the normal 100-Hz ripple and allows the separation of the capacitor voltages in order to optimize key performance indicators. The variation of the pulse placement within the PWM scheme is also investigated. When coupled with the MPC cost function, the variation of pulse placement can significantly reduce the switching transitions and hence switching losses. Finally, we compare the performance of the proposed MPC scheme with that of a space vector modulation (SVM) scheme proposed for use in H-StatComs [15] . It is shown that while the SVM scheme achieves an excellent tradeoff between the switching frequency and harmonic performance there are also important effects on the capacitor lifetime that are a result of the ripple currents created. II. BACKGROUND Fig. 1 shows the circuit configuration for a 19-level (line to neutral) H-StatCom. Fig. 2 is a block diagram of the scheme used to control the H-StatCom. The details of the outer control loops that are responsible for generating the current references have been presented in [14] and will not be repeated here. The desired output voltages, which are calculated by the dead-beat controller, are used directly within the "MPC" block. Therefore, details of the current controller will be provided to clarify the operation of the MPC scheme.
The dead-beat control equations used to calculate the required output H-StatCom voltage are shown as follows:
(1)
where k ∈ I, v app k +1 is the applied voltage vector generated by the switching states S i , for the interval from kT → (k + 1) T and i k −1 is the instantaneous sample of the current at time t = (k − 1) T and i is the predicted instantaneous supply voltage at the midpoint of the control interval from kT → (k + 1) T and v sys k −0.5 is the measured instantaneous supply voltage at the midpoint of the control interval from (k − 1) T → kT . T is the control period and L is the connection inductance between the H-StatCom and the three-phase system.
The authors have implemented three cost functions to reduce computation time. Each cost function evaluates the possible switching combinations for one phase leg within the three-phase system. Initially the desired output voltages for each phase are calculated in the dead-beat current controller. The "MPC" block then evaluates the corresponding voltage vector for each switching combination using the following equation:
By comparing to the desired output voltages calculated in the dead-beat controller, combinations that produce a residual voltage greater than the lowest capacitor voltage are disregarded. This evaluation is performed by disregarding any combinations that do not satisfy the condition in the following equation:
where V dc,min is the minimum capacitor voltage within the phase leg and v ref k +1 is the reference voltage (calculated within the dead-beat controller) that the scheme needs to apply from kT → (k + 1) T .
The remaining switching combinations are evaluated in an MPC cost function that includes heuristic models of the voltage balancing and switching loss characteristics. The form of the cost function is
where SW transitions is the number of transitions from the currently applied switching combination to the evaluated combination and V cap,error is a measure of how far the evaluated combination will drive the capacitor voltages either toward or further from their target value. In Fig. 2 , information passed from the "MPC" block to the "PWM Gen" block includes the chosen switching combination and the residual voltage error between the voltage determined by the dead-beat controller and the voltage chosen by the MPC controller. The "PWM Gen" block uses the residual error to calculate the required duty cycle to be applied to an appropriate bridge. The most appropriate bridge is determined by first sorting the capacitor voltages then selecting the H-bridge with the lowest voltage (or highest voltage depending on the direction of instantaneous power flow) that has not already been switched in by the MPC scheme. The application of the residual voltage provides excellent current tracking performance and reduces the total harmonic distortion (THD) of the H-StatCom current.
III. CAPACITOR VOLTAGE BALANCING
The "MPC" and "PWM Gen" blocks have been modified to investigate the tradeoff between harmonic performance and switching losses. Previously the "MPC" block integrated the deadbeat control equations with a logic-based penalization of the voltage balancing [14] . This type of penalization is simple to implement and has a relatively small execution time due its exclusive use of bitwise evaluations. However, because the capacitor voltages are only evaluated with respect to each other (via a sorting operation), there is no way to penalize larger errors between the target and measured voltages.
Here, a new model is proposed for the voltage balancing of the capacitors. The new model is applied using the following steps to calculate the V cap,error term in (5) Considering the same example with the instantaneous power direction reversed demonstrates that now the second example's switching combination will produce a lower error value. Also, note that with a reversal of power direction each accumulated error is multiplied by −1 to form a positive resultant error. The same two example switching combinations are shown below for this condition.
From the example switching combinations that have been considered earlier, it is clear that the new model of the voltage balancing allows increased penalization of larger errors in the capacitor voltage. The model essentially includes more information about the system that is being controlled. Therefore, it is much more likely that this model is able to apply a more optimal solution than the bitwise penalization model.
Remark 1: The use of the new model also reduces capacitor voltage ripple which can increase capacitor lifetime. The physical mechanisms that quantify the effect on capacitor lifetime are discussed in Section VIII.
The new model also improves the stability of the voltage balancing characteristics due to its ability to distinguish between the case where a capacitor has the lowest voltage but remains close to the reference (and therefore does not need to be switched) and the case where the capacitor has the lowest voltage and has a relatively large difference between its reference and measured value (and therefore should be switched). The logic-based penalization was incapable of distinguishing this difference. It therefore could not optimize the tradeoff within the cost function nor enforce the maximum control action to balance the capacitor voltages in situations where there was a high degree of unbalance.
The new model can also regulate capacitor voltages at different target values. This makes the MPC scheme applicable to asymmetric modulation schemes that can be used to improve the harmonic performance of the H-StatCom system for particular applications [16] . The new model is also well suited to the implementation of large scale photovoltaic (PV) systems. It has the ability to inherently balance the dc-link voltages while also modifying any of those voltages. Such independent control over the dc links allows tracking of the maximum power points associated with multiple PV arrays [17] , [18] .
IV. VARIATION OF PULSE PLACEMENT
It was shown in [14] that the inclusion of an MPC cost function can be used to reduce the average switching frequency by keeping the H-bridges switched in for longer periods. However it was noted in [14] that the main limitation in further reducing the switching losses was the number of transitions that result from one of the H-bridges in the phase leg being symmetrically pulsewidth modulated.
In [14] , the voltage pulse was placed in the center of the control period to improve harmonic performance [19] . However, the number of switching transitions can be significantly reduced by moving the pulse to the beginning of the control period. Given this observation, in each control cycle the following procedure is undertaken within the "PWM Gen" block, shown in Fig. 2 , to determine if the switching transitions can be reduced for the subsequent interval.
1) The switching combination for the next interval, which has been determined in the "MPC" block, is passed in along with the residual volt seconds. The residual volt seconds are calculated as part of the MPC algorithm and correspond to the difference between the voltage determined by the dead-beat controller and the voltage chosen by the MPC controller. 2) If the total voltage to be applied at the output of the stack is positive, and the residual volt seconds is positive, then the switching combination that is currently being applied is compared to the chosen combination for the next control interval. Each H-bridge is evaluated to determine if any are currently switched in, but due to be switched out for the next interval. Under this condition the H-bridge can be left in at the beginning of the next interval and then switched out after an appropriate time that depends on the magnitude of the residual volt seconds which needs to be created. 3) If the total voltage to be applied at the output of the stack is negative and the residual volt seconds is negative, then the two switching combinations (present and future) are evaluated for the same condition as in step 2, i.e., an H-bridge that is currently switched in but due to be switched out. As in step 2, the H-bridge is left switched in for an appropriate time to create the residual volt seconds and then switched out. 4) If the total voltage to be applied at the output of the stack is positive, and the residual volt seconds is negative, then the two switching combinations are evaluated to determine if there are any H-bridges switched in currently that will remain switched in during the next interval. Under this condition, the H-bridge can be switched out early to reduce the total volt seconds. In this case, a signal is sent back to the "MPC" block to tell the algorithm that this H-bridge has been switched out. This allows the MPC cost function to attempt to keep this bridge in a constant state and hence reduce the total switching transitions. 5) If the total voltage to be applied at the output of the stack is negative, and the residual volt seconds is positive, then the two switching combinations are evaluated for the same condition as in step 4, i.e., an H-bridge that is currently switched in that is to remain switched in. As in step 4, the H-bridge is switched out after an appropriate time to account for the residual volt seconds, while the MPC block is informed that this H-bridge has been switched out. Fig. 3 demonstrates that the variation of pulse placement allows for an overall reduction in switching transitions. Note that Fig. 3 depicts a zoomed in look at the top of two H-StatCom output voltage waveforms where n is an integer that varies depending on which part of the output voltage waveform is being synthesized.
Along with the reduction in switching transitions, it is also evident from Fig. 3 that the harmonic performance must suffer some degradation as a result of the pulse no longer being centered. This tradeoff is quantified in Sections V and VI.
V. SIMULATION RESULTS
A comprehensive simulation of the MPC scheme developed in this paper has been implemented in Saber. The sampling time in the simulated system is 400 μs. Fig. 4 confirms the correct operation of the proposed voltage balancing scheme and the pulse variation strategy. These simulation results depict the condition where the H-StatCom is absorbing 2.0 kvar capacitive. The excellent current tracking performance is shown along with the nine phase "a" capacitor voltages which are successfully sharing the leg cluster voltage. The capacitor voltages all have the normal 100-Hz ripple component present in H-StatCom systems; however, the deviation of the capacitor voltages from the mean dc value has been decreased by approximately 30% when compared to the use of the previous balancing scheme [14] .
The number of switching transitions that occur on leg "a" of the nine phase "a" H-bridges is also shown in Fig. 4 . The average number of transitions that occurs on each switch for the 0.55-s period is 158. Fourier analysis on the output voltage has been performed and the spectrum is also shown in Fig. 5 . As expected the pulse placement technique spreads the resultant spectrum and induces significant harmonics into the region below the original switching frequency (2.5 kHz). This will result in an increase in THD. By performing an FFT on the H-StatCom current signal the THD is calculated at 3.1%.
The authors have developed an H-StatCom simulation which calculates the performance of a particular PSC-PWM scheme [10] . This simulation provides the theoretical values of THD which can be achieved within the H-StatCom system. To gain similar harmonic performance to that of the MPC scheme described in this paper, the PSC-PWM simulation requires a carrier frequency of 194 Hz. For PSC-PWM each switching device will undergo two switching transitions per period of the carrier waveform, this is due to the fact that PSC-PWM switches in each bridge during every period of the carrier waveform. This means the total switching transitions per component for a 0.55-s period of time will be 213. Therefore, the simulation results show that the MPC algorithm is capable of exceeding the performance of PSC-PWM by up to 35%.
In Fig. 4 , it is clear that during the simulation interval the switching transitions are not distributed evenly between the H-bridge modules. This scenario is not acceptable within H-StatCom systems because all the H-bridge modules would need to be designed to satisfy the most restrictive case, i.e., to guarantee the cooling requirements are satisfied the modules would need to be sized based on the maximum number of switching transitions that are occurring, not the average number of transitions throughout the phase leg.
There are two solutions to address any uneven distribution. The first is to incorporate extra models within the MPC cost function which penalize not only the total number of switching transitions but also where in the phase leg those transitions are occurring. This however would increase the complexity of the cost function and more importantly increase the already significant execution time. The second option is to take advantage of an extra degree of freedom which the proposed MPC scheme provides. After the MPC cost function has chosen which capacitors are to be used to create the output voltage there still remains a decision to be made within the modulation structure. This decision is, which of the capacitors will be used to create the residual voltage. It is simple to modify the modulation structure so that the modules which have experienced the least number of transitions in a past interval are chosen to create the residual voltage. This has the effect of smoothing out the number of transitions without significantly affecting the computational power required to implement the scheme. Fig. 6 shows waveforms for the situation where the HStatCom is both supplying significant amounts of harmonic correction and undergoing frequent transient changes from absorbing inductive to absorbing capacitive Vars. The average number of transitions that occur on each switch for the 0.55-s period is 162. This is only four more average transitions than the steadystate case. This demonstrates that even when the H-StatCom is compensating for highly dynamic and distorted networks the tradeoff between harmonic performance and switching losses for the MPC scheme will not be greatly affected.
VI. EXPERIMENTAL RESULTS
A low voltage (415 VAC) 19-level H-bridge StatCom has been utilized to validate the simulation studies and further investigate the performance of the proposed MPC and pulse variation techniques. The H-StatCom used to produce the experimental results has nine H-bridges per phase, with each H-bridge designed with MOSFET power devices. The phase legs are Wye connected. A block diagram of the experimental system appears in Fig. 7 . One can see that it is implemented as a multiprocessor system, with individual processors implementing the control for each of the phase legs. These phase-leg processors are responsible for switching in the desired capacitors and applying the PWM. The desired switching combinations which are passed to the phase leg controllers are developed in the MPC algorithm, which is implemented in a central Pentium IV PC. The sampling time in the experimental setup is 400 μs. To execute the control scheme described in this paper the Pentium IV processor requires approximately 140 μs. Fig. 8 shows the measured "a" phase H-StatCom current and the reference current (top plot), and the nine capacitor voltages for phase "a" (bottom plot) when the H-StatCom is absorbing 1.3-kvar inductive. It can be seen in Fig. 8 that the system achieves a good current tracking performance with tight control over the capacitor voltages. The capacitors are being regulated at different voltage levels to confirm the correct operation of the new voltage balancing scheme. Fig. 9 shows a closeup of the output H-StatCom voltage for phases "a" and "b" on the top plot. It can be seen that variation of the pulse placement is occurring on phase "a," while phase "b" is modulated using pulse centered PWM for comparison purposes. Figs. 10 and 11 show the experimental Fourier spectra of the output H-StatCom voltage for the pulse centered PWM scheme and the new pulse placement modulation scheme, respectively. As expected the pulse placement technique spreads the resultant spectrum and induces significant subharmonics into the region below the original switching frequency (2.5 kHz). This results in an increase of THD from 1.9% in the symmetrical PWM scheme to 2.7% in the pulse placement scheme.
The number of transitions that occur on leg "a" of the nine phase "a" H-bridges was measured within the individual phaseleg processor. The average number of transitions that occurs on each switch for a 20 s period is 6630. The average number of transitions measured on each switch within the simulation for an equivalent operational condition was 6467. The equivalent PSC-PWM scheme with a carrier frequency of 194 Hz will experience 7760 transitions. Therefore, for this operational condition the hardware results show that the MPC algorithm is capable of exceeding the performance of the PSC-PWM scheme by 20%. This result confirms the simulation models and the effectiveness of the new balancing scheme coupled with the variation in pulse placement technique.
VII. COST FUNCTION SCALING FACTORS
The simulation and experimental results demonstrate that the pulse variation method can significantly reduce the number of switching transitions. The tradeoff between harmonic performance, switching loss, and voltage balancing characteristics becomes more complex when the pulse variation technique is utilized. When the penalization of the switching losses within the cost function is zero the pulse variation technique has a large number of opportunities to vary the pulse placement. This will result in a relatively high THD value for this setting. As the penalization increases the effect on THD of the pulse variation method is decreased as the savings on switching transitions occur increasingly through decisions made in the cost function. In light of this observation, it is clear that different scaling factors can be chosen depending on which performance indicators the control system wishes to optimize at any one time.
The scaling factors used in the scheme presented in this paper are chosen based on the following rationale: the model of the current tracking does not affect the average volt seconds applied within a control interval, provided that the residual voltage error is less than the lowest capacitor voltage. This condition is enforced within the scheme by specifically excluding switching combinations for which this condition is not true. The total applied volt seconds is always precise due to the residual voltage being applied via PWM.
When the performance of the current tracking is guaranteed, the scaling factors can be obtained empirically. When the scaling factor for the voltage balancing model is nonzero and the switching loss scaling factor is set to zero, the voltage balancing will dominate the cost function and give the tightest control over capacitor voltage ripple. A nonzero setting for the switching loss scaling factor reduces device switching. As this value increases, the THD will decrease along with the number of switching transitions. However, at some point the product of the THD and number of switching transitions will start to increase due to the fact the pulse variation technique can no longer identify control periods in which switching transitions can be avoided. Just prior to this point is the most optimal setting for the scaling factors if the main control objective is to maximize the effective switching frequency.
VIII. CAPACITOR LIFETIME
To provide a more informed choice of cost function scaling factors the effect of the capacitor voltage ripple on capacitor lifetime is considered in this section. An SVM scheme is also described so that the effects on capacitor lifetime from common control and modulation schemes can be compared.
The performance of the MPC scheme will be compared to the SVM scheme proposed in [15] . The schemes will be compared for a 19-level 11-kV H-StatCom where the value of the H-bridge capacitors have been chosen to minimize the cost and physical size of the design. The switching frequency used to compare the two schemes is 1 kHz. Such a low switching frequency is often required to meet the cooling requirements of the H-bridge modules in an H-StatCom application.
The SVM scheme synthesizes the required output voltage by initially transforming the voltage space vector onto a 2-D plane in which the switching state vectors have only integer components. This allows the three nearest voltage vectors to be easily identified by rounding the two directional components of the desired space vector. Once these vectors are identified the associated duty cycles that are required to synthesize the average output voltage vector can be calculated via simple algebraic equations. The choice of which vectors are used to create the output voltage is also constrained by the need to minimize the resultant number of switching transitions. By integrating this constraint into the modulation scheme the harmonic performance tradeoff with the switching losses is greatly improved. This results in the SVM scheme having a superior tradeoff over that of the MPC scheme developed in this paper, often by up to 50%. However, the performance comes at the cost of an increased voltage ripple on the H-bridge capacitors. The larger voltage ripple occurs due to the limited ability of the SVM scheme to modify the state of a larger number of H-bridge modules, even when there is a high degree of capacitor voltage unbalance in the system. Given this observation this section will attempt to quantify the effect on capacitor lifetime resulting from the form and magnitude of the voltage ripple for the two differing schemes.
The majority of converters utilize electrolytic capacitors to provide "stiff" dc-link voltages. A particular model of an electrolytic capacitor is shown in Fig. 12 . This relatively complex model is utilized in this paper as it has been shown to more accurately predict heating effects which are of interest in determining capacitor lifetime [20] . Resistance R 3 accounts for the relatively small resistance of the foil, tabs, and terminals while resistance R 2 represents the resistance of the electrolyte. The parallel combination of C 1 and R 1 account for the complex impedance of the dielectric material and C 2 is the nominal capacitance value.
Electrolytic capacitors have a relatively high equivalent series resistance (ESR) which when coupled with ripple current results in real power loss causing an increase in operational temperature. Through degradation mechanisms inside the capacitor the increase in temperature results in an increasing ESR until such time that the recommended value is exceeded. This signifies that the capacitor is at the end of its lifetime [21] .
Increases in capacitor lifetime will occur when the real power loss due to ESR is minimized. The ESR of an electrolytic capacitor is frequency dependent as shown in (6)
where ω is the frequency, R 2b is the base resistance of the electrolyte measured at temperature T b , T c is the core temperature of the capacitor and E is a constant defining the sensitivity of the resistance to changes in temperature.
From (6), it is obvious that the resistance is highest at low frequencies which means if the current ripple that the capacitors are subject to contains higher frequency components, the ESR and hence power loss is less than when the capacitor is subject to currents with lower frequency components. Fig. 13 shows the resulting form of the capacitor current when utilizing the SVM scheme proposed in [15] while the H-StatCom is absorbing 2.0-mvar inductive. The associated Fourier spectrum of the capacitor current is also shown. It can be seen that the majority of the ripple current is in the lower end of the spectrum with the largest component at 100 Hz. Fig. 14 shows the resulting form of the capacitor current when utilizing the extended MPC scheme for the same operational condition. It can be seen that a significant proportion of the ripple current is moved to the higher end of the spectrum with a corresponding decrease at 100 Hz. Equation (7) can be evaluated to determine the power loss which the two schemes would dissipate in a typical electrolytic 
where N p is the largest multiple of the chosen frequency interval at which to calculate the harmonics, this analysis considers a frequency interval of 5 Hz up to 2 kHz (twice the switching frequency), therefore N p = 400. The parameters of the electrolytic capacitor considered in this analysis are shown in Table I . This capacitor was chosen as it is suitable for operation in typical converter applications at the voltage ratings considered in the simulations, based on size and cost requirements.
Evaluating (7) for the operational conditions depicted in Figs. 13 and 14 shows that the power loss due to ESR in the MPC scheme is 285 W while the SVM scheme causes 560 W of real power loss per capacitor. This corresponds to an approximately 200% increase in the ESR power loss when utilizing the SVM scheme, compared to when the MPC scheme is employed. This is a direct result of the current ripple having more significant low-frequency components in the SVM scheme.
Equation (8) defines the relationship between the power dissipated due to ESR in an electrolytic capacitor and the operating temperature
where T A is the ambient temperature and R th is the thermal resistance between the case and surrounding air. The thermal resistance is dependent on the surface area of the capacitor and the type of cooling within the installation.
The cascaded H-bridge topology does not have a common dc capacitor between the three phases. The capacitors are hence subject to the full phase-leg current and the associated high RMS current stresses. This often results in multiple parallel capacitors being used in each H-bridge module to effectively dissipate these stresses. For electrolytic capacitors, a reasonable value for the thermal resistance is 0.5
• C/W [22] . Therefore, to limit the increase in temperature to 50
• C in the MPC scheme, we require three capacitors per H-bridge module.
The increase in power dissipation with the use of the SVM scheme is 275 W, if this is dissipated through three different capacitors it is reasonable to assume a further 45
• C increase in the operating temperature of the capacitors. An industry standard rule of thumb for electrolytic capacitors is that increasing the operating temperature by 10
• C halves the lifetime [23] . Therefore, it is obvious that the form of the capacitor voltage ripple seen in the SVM scheme has significant effects on the lifetime of the H-bridge capacitors. In practice, this application would require a larger number of capacitors to dissipate the stresses if the SVM scheme is utilized. Obviously, this would add significant extra cost to the design of the H-StatCom.
IX. CONTRIBUTIONS AND CONCLUSION
This paper presents new heuristic models for an MPC scheme which further optimizes the tradeoff between voltage balancing, switching loss, and harmonic performance. These models are integrated with a modified PWM scheme to significantly reduce switching losses. Simulation and experimental results showing the performance of the algorithms in both steady state and transient conditions have been presented. It has been shown that the MPC scheme is capable of out-performing the industry standard phase shifted modulation strategy.
One important limitation of MPC is the computational power required to evaluate the cost function. This paper has developed methods to reduce the required execution times so that the system models can be evaluated for typical control frequencies used in grid connected power electronics. These methods include evaluating the combinations on a per-phase basis, combining traditional modulation concepts of MPC with SVM, and utilizing mostly bitwise evaluations to penalize the system models.
As stated, the experimental system described in this paper evaluates the MPC scheme by utilizing a powerful Pentium processor. However, due to the simple nature of the heuristic models of the capacitor voltage balancing and switching losses, it is feasible to evaluate the combinations in readily available dSPACE units and multicore digital signal processors, particularly when a control frequency below 2.5 kHz is utilized.
Although an alternate SVM scheme is capable of further improving the switching loss tradeoff with harmonic performance, over that of the MPC scheme, it has also been shown that this comes at the significant cost of decreased capacitor lifetimes. The MPC scheme provides a simple way to control and approach an optimal tradeoff between the key performance indicators in the system. It is also important to note that the MPC scheme provides a more stable voltage balancing characteristic as it is capable of recognising when capacitor voltages are approaching their operational bounds. The stability of the MPC voltage balancing scheme is confirmed in [24] .
